

What is claimed is:

- 1 1. A method of manufacturing a semiconductor device
2 having a first and second transistor respectively of an
3 electrostatic discharge protection circuit and internal
4 circuit, the method comprising the steps of:
5 providing a substrate;
6 forming gates of the first and second transistor on the
7 substrate;
8 depositing a mask layer and patterning the mask layer
9 using one single mask to remove the mask layer on
10 the gates, a portion of a drain region of the
11 first transistor, and a source and drain region
12 of the second transistor;
13 implementing a first ion implantation with a first
14 concentration under the masking of the patterned
15 mask layer;
16 removing the mask layer and forming sidewall spacers of
17 the gates; and
18 implementing a second ion implantation with a second
19 concentration, wherein the concentration of the
20 second implantation is heavier than that of the
21 first implantation.
- 1 2. The method as claimed in claim 1, wherein the
2 first ion implantation is N⁻ type ESD implantation.
- 1 3. The method as claimed in claim 1, wherein the
2 second ion implantation is N⁺ type drain diffusion.

1 4. The method as claimed in claim 1, wherein the
2 first ion implantation is P⁻ type ESD implantation.

1 5. The method as claimed in claim 1, wherein the
2 second ion implantation is P⁺ type drain diffusion.

1 6. The method as claimed in claim 1, wherein a layout
2 structure of the first implantation is for a single MOSFET.

1 7. The method as claimed in claim 1, wherein a layout
2 structure of the first implantation is for a MOSFET in a
3 stacked configuration structure.

1 8. The method as claimed in claim 1, wherein a first
2 depth of the first implantation is larger than that of the
3 second implantation.

1 9. The method as claimed in claim 1 further
2 comprising the step of:

3 forming interconnections so that the drain region of
4 the first transistor is coupled to a pad, and the
5 source region and gate of the first transistor is
6 coupled to receive a ground voltage.

1 10. The method as claimed in claim 1 further
2 comprising the step of:

3 forming plugs on the gate, drain region and source
4 region of the second transistor.

1 11. An electrostatic discharge protection device
2 coupled to a pad of an internal circuit comprising:
3 a substrate;

4 a gate formed on the substrate;
5 a source and drain region formed in the substrate and
6 respectively on both sides of the gate, the drain
7 region being coupled to the pad and the source
8 region being coupled to receive a reference
9 voltage; and
10 a lightly doped region formed in the substrate, and
11 only between the gate and the drain region,
12 having a depth greater than that of the drain
13 region.

1 12. The electrostatic discharge protection device as
2 claimed in claim 11, wherein the source and drain region are
3 N⁺ doped regions.

1 13. The electrostatic discharge protection device as
2 claimed in claim 11, wherein the source and drain region are
3 P⁺ doped regions.

1 14. The electrostatic discharge protection device as
2 claimed in claim 11, wherein the lightly doped region is an
3 N⁻ type ESD implantation region.

1 15. The electrostatic discharge protection device as
2 claimed in claim 11, wherein the lightly doped region is a
3 P⁻ type ESD implantation region.

1 16. A semiconductor device comprising:
2 a substrate;
3 an internal circuit formed on the substrate,
4 comprising:
5 a first gate formed on the substrate; and

6 a first source and drain region formed in the
7 substrate and respectively on both sides of
8 the first gate; and
9 an electrostatic discharge protection circuit formed on
10 the substrate, comprising:
11 a second gate formed on the substrate; and
12 a second source and drain region formed in the
13 substrate and respectively on both sides of
14 the second gate; and
15 a first and second lightly doped region formed in the
16 substrate, wherein the first lightly doped region
17 surrounds the first drain region, the second
18 lightly doped region is only disposed between the
19 second gate and the second drain region, and the
20 first and second lightly doped region both have a
21 depth greater than that of the first and second
22 drain region.

1 17. The semiconductor device as claimed in claim 16,
2 wherein all the source and drain regions are N⁺ doped
3 regions.

1 18. The semiconductor device as claimed in claim 16,
2 wherein all the source and drain regions are P⁺ doped
3 regions.

1 19. The semiconductor device as claimed in claim 16,
2 wherein the first and second lightly doped regions are N⁻
3 type ESD implantation regions.

1 20. The semiconductor device as claimed in claim 16,
2 wherein the first and second lightly doped regions are P⁻
3 type ESD implantation regions.